Skip to content

Add RISC-V 64 Support for LuaJIT v2.1 #236

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
IgnotaYun wants to merge 21 commits into
base: v2.1-agentzh
Choose a base branch
from
Open

Add RISC-V 64 Support for LuaJIT v2.1 #236

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
21 commits
Select commit Hold shift + click to select a range
5cd5eb4
riscv(support): add RISC-V 64 arch base definition
IgnotaYun Jun 16, 2026
5fe1a5d
riscv(dynasm): add RISC-V support
IgnotaYun Jun 16, 2026
20c4a97
riscv(interp): add register definition
IgnotaYun Jun 16, 2026
6fa2bdb
riscv(interp): add frame definition
IgnotaYun Jun 16, 2026
628fec3
riscv(interp): add helper macros and typedefs
IgnotaYun Jun 16, 2026
d212e53
riscv(interp): add base assembly interpreter VM
IgnotaYun Jun 16, 2026
9e4395f
riscv(support): add target definition
IgnotaYun Jun 16, 2026
719d991
riscv(ffi): add call convention and support framework
IgnotaYun Jun 16, 2026
b8e893a
riscv(support): add extension detection
IgnotaYun Jun 16, 2026
c80a59d
riscv(jit): add mandatory constants
IgnotaYun Jun 16, 2026
a0b77c2
riscv(jit): add insn emitter
IgnotaYun Jun 16, 2026
45e6733
riscv(jit): add IR assembler
IgnotaYun Jun 16, 2026
a51bbb0
riscv(interp): add VM builder support
IgnotaYun Jun 16, 2026
e0cfa82
riscv(misc): add bytecode listing support
IgnotaYun Jun 16, 2026
6692473
riscv(jit): add hooks in interpreter
IgnotaYun Jun 16, 2026
45b6b83
riscv(interp): add DWARF info
IgnotaYun Jun 16, 2026
9505aa0
riscv(jit): add GDBJIT support
IgnotaYun Jun 16, 2026
cbaf1d0
riscv(support,linux): add Linux specfic icache sync codepath
IgnotaYun Jun 16, 2026
b7dad69
riscv(support,linux): make mremap() non-moving due to VA space woes
IgnotaYun Jun 16, 2026
0032cb2
riscv(misc): add disassmbler support
IgnotaYun Jun 16, 2026
e00e8aa
riscv(misc): add support in Makefile
IgnotaYun Jun 16, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -101,6 +101,7 @@ FILES_JITLIB= bc.lua bcsave.lua dump.lua p.lua v.lua zone.lua \
dis_arm64be.lua dis_ppc.lua dis_mips.lua dis_mipsel.lua \
dis_mips64.lua dis_mips64el.lua \
dis_mips64r6.lua dis_mips64r6el.lua \
dis_riscv.lua dis_riscv64.lua \
vmdef.lua

ifeq (,$(findstring Windows,$(OS)))
Expand Down
Loading